Loaded voltage divider
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Ideal resistors with an explicit parallel load; not an unloaded divider.
Explore branching networks, bridges, transistor stages, and feedback loops. Distinct circuit graphs first, then their values, themes, and focus variants. Drawing, not simulation.
Run the gallery and numeric boundary matrix locally. Check determinism, unchanged inputs, connectivity, and focus geometry.
Ready when you are.
Passing does not mean every input renders. An expected rejection is a passing check, not a renderer bug. Cancelled or errored runs cannot export a complete report.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Ideal resistors with an explicit parallel load; not an unloaded divider.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Ideal resistors with an explicit parallel load; not an unloaded divider.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Ideal resistors with an explicit parallel load; not an unloaded divider.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 100 kΩ load parallels a 10 kΩ bottom leg; the explicit branch is retained, not treated as open circuit.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 100 kΩ load parallels a 10 kΩ bottom leg; the explicit branch is retained, not treated as open circuit.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 100 kΩ load parallels a 10 kΩ bottom leg; the explicit branch is retained, not treated as open circuit.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 1 kΩ load pulls down the shared output of a 10 kΩ/10 kΩ divider; topology is unchanged.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 1 kΩ load pulls down the shared output of a 10 kΩ/10 kΩ divider; topology is unchanged.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 1 kΩ load pulls down the shared output of a 10 kΩ/10 kΩ divider; topology is unchanged.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 1 kΩ top, 2.2 kΩ bottom and 4.7 kΩ load show separate return branches at practical nominal values.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 1 kΩ top, 2.2 kΩ bottom and 4.7 kΩ load show separate return branches at practical nominal values.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. A 1 kΩ top, 2.2 kΩ bottom and 4.7 kΩ load show separate return branches at practical nominal values.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Scaling all three equal resistors to 100 kΩ preserves the ideal loaded ratio, not the source impedance.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Scaling all three equal resistors to 100 kΩ preserves the ideal loaded ratio, not the source impedance.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Scaling all three equal resistors to 100 kΩ preserves the ideal loaded ratio, not the source impedance.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component R1 is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component R1 is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component R1 is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component R2 is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component R2 is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component R2 is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component RL is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component RL is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Only component RL is focused; all its catalog pins retain their nets.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The input node connects VIN, R1.a; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The input node connects VIN, R1.a; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The input node connects VIN, R1.a; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The output node connects R1.b, R2.a, RL.a, VOUT; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The output node connects R1.b, R2.a, RL.a, VOUT; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The output node connects R1.b, R2.a, RL.a, VOUT; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The ground node connects R2.b, RL.b, GND; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The ground node connects R2.b, RL.b, GND; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. The ground node connects R2.b, RL.b, GND; the other nets remain distinct.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Short author component/port IDs and a slash/tilde net name exercise role resolution and JSON pointer escaping, without changing topology.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Short author component/port IDs and a slash/tilde net name exercise role resolution and JSON pointer escaping, without changing topology.
Three resistors: a top series leg feeds the bottom resistor and a separate parallel load, sharing output and ground nodes. Short author component/port IDs and a slash/tilde net name exercise role resolution and JSON pointer escaping, without changing topology.