Two-stage RC ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Unbuffered stages interact. Ideal source and unloaded output; no independent cutoff product.
Expected: SVGActual: SVG
The local collection / 816 cases
Different topologies. Clear connections.
Explore branching networks, bridges, transistor stages, and feedback loops. Distinct circuit graphs first, then their values, themes, and focus variants. Drawing, not simulation.
Put the renderer through its paces
Small circuits. Serious checks.
Run the gallery and numeric boundary matrix locally. Check determinism, unchanged inputs, connectivity, and focus geometry.
Ready when you are.
Passing does not mean every input renders. An expected rejection is a passing check, not a renderer bug. Cancelled or errored runs cannot export a complete report.
Browse the corpus
Link to this selectionFind your figure.
Two-stage RC ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Unbuffered stages interact. Ideal source and unloaded output; no independent cutoff product.
Expected: SVGActual: SVG
Two-stage RC ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Unbuffered stages interact. Ideal source and unloaded output; no independent cutoff product.
Expected: SVGActual: SVG
Slow sensor ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Two 10 kΩ/1 µF stages share ground. This is the coupled ladder transfer, not a product of independent cutoffs.
Expected: SVGActual: SVG
Slow sensor ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Two 10 kΩ/1 µF stages share ground. This is the coupled ladder transfer, not a product of independent cutoffs.
Expected: SVGActual: SVG
Slow sensor ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Two 10 kΩ/1 µF stages share ground. This is the coupled ladder transfer, not a product of independent cutoffs.
Expected: SVGActual: SVG
Audio-range ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. 4.7 kΩ and 10 kΩ series legs with 22 nF and 10 nF shunts expose the loaded interstage node.
Expected: SVGActual: SVG
Audio-range ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. 4.7 kΩ and 10 kΩ series legs with 22 nF and 10 nF shunts expose the loaded interstage node.
Expected: SVGActual: SVG
Audio-range ladder
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. 4.7 kΩ and 10 kΩ series legs with 22 nF and 10 nF shunts expose the loaded interstage node.
Expected: SVGActual: SVG
Unequal shunt capacitors
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. A 100 nF first shunt and 1 µF output shunt retain two distinct signal nodes and a common ground bus.
Expected: SVGActual: SVG
Unequal shunt capacitors
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. A 100 nF first shunt and 1 µF output shunt retain two distinct signal nodes and a common ground bus.
Expected: SVGActual: SVG
Unequal shunt capacitors
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. A 100 nF first shunt and 1 µF output shunt retain two distinct signal nodes and a common ground bus.
Expected: SVGActual: SVG
Inverse R/C scaling
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. 1 kΩ and 1 µF replace both 10 kΩ and 100 nF pairs, preserving all coefficients of the ideal ladder transfer.
Expected: SVGActual: SVG
Inverse R/C scaling
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. 1 kΩ and 1 µF replace both 10 kΩ and 100 nF pairs, preserving all coefficients of the ideal ladder transfer.
Expected: SVGActual: SVG
Inverse R/C scaling
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. 1 kΩ and 1 µF replace both 10 kΩ and 100 nF pairs, preserving all coefficients of the ideal ladder transfer.
Expected: SVGActual: SVG
Focus R1
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component R1 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus R1
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component R1 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus R1
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component R1 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus C1
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component C1 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus C1
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component C1 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus C1
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component C1 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus R2
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component R2 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus R2
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component R2 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus R2
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component R2 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus C2
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component C2 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus C2
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component C2 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus C2
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Only component C2 is focused; all its catalog pins retain their nets.
Expected: SVGActual: SVG
Focus input
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The input node connects VIN, R1.a; the other nets remain distinct.
Expected: SVGActual: SVG
Focus input
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The input node connects VIN, R1.a; the other nets remain distinct.
Expected: SVGActual: SVG
Focus input
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The input node connects VIN, R1.a; the other nets remain distinct.
Expected: SVGActual: SVG
Focus interstage
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The interstage node connects R1.b, C1.a, R2.a; the other nets remain distinct.
Expected: SVGActual: SVG
Focus interstage
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The interstage node connects R1.b, C1.a, R2.a; the other nets remain distinct.
Expected: SVGActual: SVG
Focus interstage
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The interstage node connects R1.b, C1.a, R2.a; the other nets remain distinct.
Expected: SVGActual: SVG
Focus output
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The output node connects R2.b, C2.a, VOUT; the other nets remain distinct.
Expected: SVGActual: SVG
Focus output
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The output node connects R2.b, C2.a, VOUT; the other nets remain distinct.
Expected: SVGActual: SVG
Focus output
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The output node connects R2.b, C2.a, VOUT; the other nets remain distinct.
Expected: SVGActual: SVG
Focus ground
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The ground node connects C1.b, C2.b, GND; the other nets remain distinct.
Expected: SVGActual: SVG
Focus ground
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The ground node connects C1.b, C2.b, GND; the other nets remain distinct.
Expected: SVGActual: SVG
Focus ground
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. The ground node connects C1.b, C2.b, GND; the other nets remain distinct.
Expected: SVGActual: SVG
Author-named graph
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Short author component/port IDs and a slash/tilde net name exercise role resolution and JSON pointer escaping, without changing topology.
Expected: SVGActual: SVG
Author-named graph
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Short author component/port IDs and a slash/tilde net name exercise role resolution and JSON pointer escaping, without changing topology.
Expected: SVGActual: SVG
Author-named graph
Two series resistors and two shunt capacitors form distinct interstage/output nodes with a shared return. Short author component/port IDs and a slash/tilde net name exercise role resolution and JSON pointer escaping, without changing topology.
Expected: SVGActual: SVG